位置：成果数据库 > 会议 > 会议详情页
Re-synthesis for cost-efficient circuit-level timing speculation
  • 所属机构名称：中国科学院深圳先进技术研究院
  • 会议名称：2011 48th ACM/EDAC/IEEE Design Automation Conference, DAC 2011
  • 成果类型：会议
  • 会场：San Diego, CA
  • 相关项目：基于片上网络的系统芯片测试架构设计与优化研究
作者： Yuan F.|Xu Q.|Liu Y.|
同会议论文项目
基于片上网络的系统芯片测试架构设计与优化研究
期刊论文 6 会议论文 8
同项目会议论文
Modeling TSV open defects in 3D-stacked DRAM
On signal tracing for debugging speedpath-related electrical errors in post-silicon validation
On timing-independent false path identification
Pseudo-functional testing for small delay defects considering power supply noise effects
Online clock skew tuning for timing speculation
Customer-aware task allocation and scheduling for multi-mode MPSoCs
On high-quality test pattern selection and manipulation