位置：成果数据库 > 会议 > 会议详情页
A 0.1-5GHz SDR Transmitter with Dual-Mode Power Amplifier and Digital-Assisted I/Q Imbalance Calibra
  • 所属机构名称：清华大学
  • 会议名称：IEEE Asian Solid-State Circuits Conference (A-SSCC), 2013
  • 时间：2013.11.11
  • 成果类型：会议
  • 相关项目：CMOS工艺下毫米波雷达关键电路技术研究
作者： Yun Yin|Baoyong Chi|
同会议论文项目
CMOS工艺下毫米波雷达关键电路技术研究
期刊论文 10 会议论文 13 专利 3
同项目会议论文
A Resonant-Mode Switchable VCO with 47.6-71.0 GHz Tuning Range Based on p-Type LC Network
A half rate CDR with DCD cleaning up and quadrature clock calibration for 20Gbps 60GHz communication
An Integrated 60GHz 5Gb/s QPSK Transmitter with On-Chip T/R Switch and Fully-Differential PLL Freque
An 180nm Fully-Integrated Dual-Channel Reconfigurable Receiver For GNSS Interoperations
A Self-Healing mm-Wave Amplifier Using Digital Controlled Artificial Dielectric Transmission Lines
A multi-mode complex bandpass filter with gm-assisted power optimization and I/Q calibration
An Asymmetric Dual-Channel Reconfigurable Receiver for GNSS in 180nm CMOS
A 5/20MHz-BW 4.2/8.1mW CT QBP Delta-Sigma Modulator with Digital I/Q Calibration for GNSS Receivers
40GHz, 12% Tuning-Range, Fully Differential Low Phase-Noise LC VCO
37-dB Gain Range CMOS Programmable Gain Amplifier with DC-Offset Cancellation and Driver Buffer
A Programmable Digital Down-Converter for SDR Receivers
Co-design of 60GHz wideband front-end IC with on-chip Tx/Rx switch based on passive macro-modeling