位置：成果数据库 > 会议 > 会议详情页
Optimal Scheduling to Minimize Non-Volatile Memory Access Time with Hardware Cache
  • 所属机构名称：上海交通大学
  • 会议名称：18th IEEE/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC 2010)
  • 成果类型：会议
  • 会场：Madrid
  • 相关项目：计算机软件
作者： Edwin SHA|C. Xue|J. Hu|W. Tseng|
同会议论文项目
计算机软件
期刊论文 10 会议论文 20
同项目会议论文
Energy Efficient Joint Scheduling and Multi-core Interconnect Design
Computation and Data Transfer Co-Scheduling for Interconnection Bus Minimization
Write Activity Reduction on Flash Main Memory via Smart Victim Cache
Thermal-Aware Rotation Scheduling for 3D Multi-Core with Timing Constraint
Minimizing Write Activities to Non-volatile Memory via Scheduling and Recomputation
Towards Energy Efficient Hybrid On-chip Scratch Pad Memory with Non-Volatile Memory
Effective loop partitioning and scheduling under memory and register dual constraints
Reprogramming with Minimal Transferred Data on Wireless Sensor Network
ILP Optimal Scheduling for Multi-Module Memory
Rotation Scheduling and Voltage Assignment to Minimize Energy for SoC
Minimizing Memory Access Schedule for Memories with Single or Dual Controller
Energy Minimization and Latency Hiding for Heterogeneous Parallel Memory Modules
Dynamic and Leakage Power Minimization with Loop Voltage Scheduling and Assignment
Co-Optimization of Memory Access and Task Scheduling on MPSoC Architectures with Multi-Level Memory
Reducing Write Activities on Non-volatile Memories in Embedded CMPs via Data Migration and Recomputa
Energy Minimization with Bank-Type Assignment for Heterogeneous Multi-Bank Memory
QoS for Networked Heterogeneous Real-Time Embedded Systems
Energy Efficient Operating Mode Assignment for Real-Time Tasks in Wireless Embedded Systems
Joint Sleep Scheduling and Mode Assignment in Wireless Cyber-Physical Systems