位置：成果数据库 > 会议 > 会议详情页
New Upper Bound of Target Array for Reconfigurable VLSI Arrays
  • 所属机构名称：天津工业大学
  • 会议名称：IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC)
  • 成果类型：会议
  • 相关项目：容错处理器网格的高效重构技术
作者： Wu Jigang|Han, Xiaogang|
同会议论文项目
容错处理器网格的高效重构技术
期刊论文 27 会议论文 22
同项目会议论文
Simple but efficient reconfiguration algorithm for degradable VLSI/WSI arrays
Fast evaluation-based algorithm for fixed-outline floorplanning
A wireless mesh network secure access method based on Identity-based signature
A Deadlock-free Fault-tolerant Routing Algorithm for N-Dimesional Meshes
Integrated Heuristic for Hardware/Software Co-design on Reconfigurable Devices
Efficient Reconfiguration Algorithm for Three-dimensional VLSI Arrays
Algorithm for Time-dependent Shortest Safe Path on Transportation Networks
Multithread Reconfiguration Algorithm for Mesh-connected Processor Arrays
A performance evaluation of cellular/WLAN integrated networks
Reconfiguration algorithm for low temperature sub-array on VLSI/WSI arrays with faults
A Collusion-Resilient Self-healing Key Distribution Scheme for Wireless Sensor Networks
A Unified Security Framework for Multi-domain Wireless Mesh Networks
A novel approach for multilevel fixed outline floorplanning
Non-Backtracking Reconfiguration Algorithm for Three-dimensional VLSI Arrays
Framework for HW/SW partitioning and scheduling on MPSoCs
Algorithm for Communication Synchronization on Reconfigurable Processor Arrays with Faults
Multiple-choice hardware/software partitioning: Computing model and algorithms
Practical algorithm for shortest path on large networks with time-dependent edge-length
Reconfiguration Algorithms for Degradable VLSI Arrays with Switch Faults
Accelerating reconfiguration for degradable mesh-connected processor arrays
A New Fault-tolerant Routing Scheme for N-Dimesional Mesh