位置：成果数据库 > 会议 > 会议详情页
The FPGA implement of ADPLL without retimed clock
  • 所属机构名称：电子科技大学
  • 会议名称：IEEE International Conference on Anti-Counterfeiting, Security and Identification
  • 时间：2011.6.6
  • 成果类型：会议
  • 相关项目：全局优化的准线性高效率微波固态功率放大器研究
作者： Jiang, Shuai|You, Fei|He, Songbai|
同会议论文项目
全局优化的准线性高效率微波固态功率放大器研究
期刊论文 7 会议论文 10 专利 4
同项目会议论文
A novel topology of matching network for realizing broadband high efficiency continuous Class-F powe
具有输入谐波控制的逆F类高效率功放设计
A wideband sigma-delta PLL based phase modulator with pre-distortion filter
High-efficiency Class-F−1 power amplifier design with input harmonic manipulation
Efficiency-enhanced Doherty amplifier with extended bandwidth based on asymmetrical drain voltage
A systematic method to design high efficiency harmonic tuned power amplifier with PAE over 80%
基于器件功率行为下的宽带逆置Doherty分析与仿真实现
A high efficiency broadband supply modulator based on switch-mode operations for polar transmitters
A feedback predistortion technique for power amplifiers based on amplitude and phase signal processi