位置：成果数据库 > 会议 > 会议详情页
Low Noise Low Power Two-Stage Modulator With Injection Locked LO Divider in 65nm CMOS
  • 所属机构名称：上海交通大学
  • 会议名称：The 9th International Conference on ASIC (ASICON 2011)
  • 成果类型：会议
  • 相关项目：CMOS工艺下60GHz毫米波集成电路中三维（3D）传输线研究
作者： Wufeng Wang|Jianjun Zhou|Peichen Jiang|Tingting Mo|
同会议论文项目
CMOS工艺下60GHz毫米波集成电路中三维（3D）传输线研究
会议论文 12
同项目会议论文
Fast electromagnetic modeling of 3D interconnects on chip-package-board
A 14-b 2MSPS low power sigma-delta ADC using feed-forward structure
Adaptive calibration of IIP2 in direct down-conversion mixers with modified LMS algorithm
A 62MHz-316MHz phase-locked loop based on ring oscillator for ADC clock generator in 0.18m CMOS
A Low-Noise WCDMA Transmitter with 25%-duty-cycle LO Generator in 65nm CMOS
A 1mW 5Ghz Current Reuse CMOS VCO with Low Phase Noise and Balanced Differential Outputs
Printed circuit board electrical design for wafer-level packaging
An Area-Efficient Dual-Channel RF Receiver for GPS-L1/Galileo-E1/Compass-B1
GSM/EGDE Power Amplifier Module with Improved Low-Power Efficiency
An Auto-Calibrating I/Q Mismatch Scheme for High Image Rejection GPS RF Receiver
A low-noise amplifier using subthreshold operation for GPS-L1 RF receiver