非阻塞Cache是指Cache在等待预取数据返回时,还能继续提供指令和数据.首先分析了多线程非阻塞Cache的处理器需求,然后提出其时序要求和一种实现方案.利用SystemVerilog对该方案进行RTL级建模和性能评估.仿真结果表明,该方案可以很好地应用于多线程、乱序执行处理器的指令引擎设计之中.
Non-blocking instruction Cache is one Cache that can continue to provide instruction and data, when waiting for the prefetch data. In this paper, first analyze the processors' demand for multithreading non-blocking cache, then put forward the timing request and the functional structure. SystemVerilog is employed to build up the simulation model of the proposed architecture and the performace evaluation. Evaluation results show that the architecture can be applied to the design of fetch engine in multithreading or out of order execution processors.