位置:成果数据库 > 期刊 > 期刊详情页
Deterministic Circular Self Test Path
  • 时间:0
  • 分类:TN407[电子电信—微电子学与固体电子学]
  • 作者机构:Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences, Key Laboratory of Computer System and Architecture, Institute of Computing Technology Chinese Academy of Sciences, Beijing 100080, China Graduate School of Chinese Academy of Sciences, China
  • 相关基金:the National Natural Science Foundation of China (Nos. 60633060 and 60576031);the National Basic Research and Development (973) Program of China (No. 2005CB321604)
  • 相关项目:数字VLSI电路测试技术研究
中文摘要:

Circular self test path (CSTP) is an attractive technique for testing digital integrated circuits(IC) in the nanometer era, because it can easily provide at-speed test with small test data volume and short test application time. However, CSTP cannot reliably attain high fault coverage because of difficulty of testing random-pattern-resistant faults. This paper presents a deterministic CSTP (DCSTP) structure that consists of a DCSTP chain and jumping logic, to attain high fault coverage with low area overhead. Experimental results on ISCAS’89 benchmarks show that 100% fault coverage can be obtained with low area overhead and CPU time, especially for large circuits.

同期刊论文项目
期刊论文 158 会议论文 59 著作 2
同项目期刊论文