欢迎您！东篱公司
退出
-
申报数据库
-
立项数据库
-
成果数据库
-
项目获奖数据库
中文摘要：
以“龙芯1号”处理器为研究对象,探讨了嵌入式处理器中访存部件的低功耗设计方法.通过对访存部件的结构、功耗以及关键路径进行分析,利用局部性原理,提出一种根据虚拟地址历史记录进行判断的方法,可以显著减少TLB和Cache对RAM块的访问次数,使得TLB部件功耗平均降低了28.1%,Cache部件功耗平均降低了54.3%,处理器总功耗平均降低了23.2%,而关键路径延时反而减少,处理器性能略有提高.
英文摘要：
With godson-1 processor as the research prototype, a real chip developed by ICTCAS, this paper focuses on the low-power design methodology of on-chip memory hierarchy. By analyzing the architecture, power and critical path of the memory hierarchy, a low power design meth odology based on the locality is proposed. Judging by the historical virtual memory address, the access times to TLB and Cache RAM are cut down remarkably and the power of memory hierarchy is reduced significantly. The power of TLB is reduced 28. 1% averagely, the power of Cache is reduced 54.3%averagely, and equally the power of the whole processor is reduced 23.2% averagely with some positive influence on critical path and processor performance.
同期刊论文项目
同项目期刊论文
期刊信息
位置：