中文摘要：

为了提高AES的处理速度,提出了AES的全流水线设计思想.通过对全流水线路径上相应MEM资源和逻辑资源的深入分析,找出制约数据块工作效率的因素,采用双通道运算模型,创建各流水线节点的高速模型,实现AES的全流水线设计.实验结果表明：在EP4CE40F29C8的FPGA芯片上执行AES加解密运算,其吞吐量达到7.2 Gbps.在全流水线架构下,双通道的设计思想使得流水线上的所有数据块处于高效工作状态,系统在低成本的前提下实现了性能的大幅提高.

英文摘要：

To improve the performance of AES on FPGA,an idea of fully pipeline is proposed.After analyzing the needs of memory and logic elements deeply and finding out the factors restricting the efficiency of data blocks,the high-speed operation of the pipeline node model with dual channel mold is found to implement the AES full line.Experimental results show that the throughput of the AES encryption and decryption algorithm on FPGA of EP4CE40F29C8,can reach up to 7.2 Gbps.In the framework of fully pipeline,the idea of dual channel mold makes all the pipeline data blocks in efficient working condition.System under the premise of low-cost achieves a substantial improvement in performance.