欢迎您！东篱公司
退出
-
申报数据库
-
立项数据库
-
成果数据库
-
项目获奖数据库
中文摘要：
折叠插值模数转换器的转换速度快，可实现并行一步转换，但由于受到面积、功耗以及CMOS工艺线性度和增益的限制，其精度较低。提出了一种电流模均衡电路，能够有效地消除折叠电路中的共模影响，提高折叠电路增益及线性度，从而提高电路的转换精度。应用此技术，设计了一款折叠插值A／D转换器，工作电压为3．3V，采样时钟为150MHz，并通过0．18μm CMOS工艺实现，版图总面积为0．22mm^2。
英文摘要：
Folding and interpolation A/D converter is widely used with high speed and one-step conversion. However, it may call for a large power consume, and the precision is limited according to the less linear and smaller gain of CMOS process. A current circuit for averaging was introduced to avert the affection of common plus, boost the gain of the folder and advance the linearity of the folding circuit. An 8bit, 150 MHz folding and interpolation ADC with this averaging circuit was designed. The ADC is implemented in 0. 18 μm CMOS mix-signal process and it takes 0.22 mm^2 silicon area.
同期刊论文项目
同项目期刊论文
期刊信息
位置：