位置：成果数据库 > 期刊 > 期刊详情页
0.6mW 6.3 GHz 40nm CMOS divide-by-2/3 prescaler using heterodyne phase-locking technique
  • ISSN号：0013-5194
  • 期刊名称：Electronics Letters
  • 时间：2013.3.28
  • 页码：471-472
  • 相关项目：纳米尺度下毫米波频段的自愈锁相环设计技术研究
作者： Yu, X. P.|Lu, Z. H.|Lim, W. M.|Yeo, K. S.|
同期刊论文项目
纳米尺度下毫米波频段的自愈锁相环设计技术研究
期刊论文 19 会议论文 2
同项目期刊论文
Analysis and Design of Ultra-Wideband Low-Noise Amplifier With Input/Output Bandwidth Optimization a
Design and Optimization of a Milli-Meter Wave Amplifier Using Nano-Scale CMOS Devices
Compact 50-62 GHz current-reused low-noise amplifier with gate-drain transformer feedback
3-10 GHz self-biased resistive-feedback LNA with inductive source degeneration
Design of Nano-Scale Noise Tolerant CMOS Logic Circuits Based on Probabilistic Markov Random Field A
基于 CHRT 0.18 μm CMOS 工艺的 5 GHz 低噪声放大器
A Wideband Voltage-Controlled Oscillator With Gain Linearized Varactor Bank
A Compact 2.1-39 GHz Self-Biased Low-Noise Amplifier in 65 nm CMOS Technology
A 1-mW K-band gate AC-coupled VCO with 0.25 V supply voltage
An Area-Efficient CRLH (Composite Right/Left-Handed)-TL Approach to the Design of Rotary Traveling-W
V-band injection-locked oscillator with 9 GHz locking range
Bandwidth-Related Optimization in High-Speed Frequency Dividers using SiGe Technology
基于模块化单元的测试结构阵列设计及其应用