欢迎您！东篱公司
退出
-
申报数据库
-
立项数据库
-
成果数据库
-
项目获奖数据库
中文摘要：
在高效率视频编码（HEVC）的解码过程中,分像素插值和自适应环路滤波（ALF）是计算密集度最高的2个环节.针对传统的滤波器设计方法学在硬件资源优化方面存在的不足,提出一种HEVC分像素插值与ALF融合的滤波结构设计.通过分析传统滤波结构及其相应算法,利用改进的ALF结构处理分像素插值的垂直滤波运算,简化了分像素插值结构并降低了整体硬件开销.实验结果表明,该设计可满足HEVC标准HDTV 1080p（1920×1080@30fps）分辨率视频解码的实时性要求,同时其电路总面积在传统设计方案的基础上减少了28％.
英文摘要：
In decoding process of High Efficiency Video Coding （HEVC）,sub-pixel interpolation and Adaptive Loop Filter （ALF） are the two most computation-intensive parts.Aiming at the hardware inefficiency caused by existing filter design methodology,a fused architecture for sub-pixel interpolation and ALF is presented.Based on the analysis of both the filter architectures and their corresponding algorithms,the proposed design utilizes a modified ALF architecture to process the vertical filtering operations of sub-pixel interpolation,and so that it simplifies the sub-pixel interpolator and reduces the overall hardware overhead.Experimental results show that the novel architecture fulfills the real-time requirements of decoding HEVC videos in HDTV 1080p （1920× 1080 @30fps） resolution and its circuit area is decreased by 28％ comparing to the conventional methods.
同期刊论文项目
同项目期刊论文
期刊信息
位置：