位置：成果数据库 > 会议 > 会议详情页
Heuristic techniques for automatic synthesis of clock mesh
  • 所属机构名称：上海交通大学
  • 会议名称：12th International Symposium on Integrated Circuits, ISIC-2009
  • 成果类型：会议
  • 会场：Singapore, Singapore
  • 相关项目：混合信号集成电路基于二分决策图的参数化建模综合仿真关键技术研究与设计辅助工具开发
作者： Shi, Guoyong|Huang, Weijian|
同会议论文项目
混合信号集成电路基于二分决策图的参数化建模综合仿真关键技术研究与设计辅助工具开发
期刊论文 2 会议论文 11
同项目会议论文
A design platform for analog device size sensitivity analysis and visualization
A fast symbolic computation approach to statistical analysis of mesh networks with multiple sources
Performance bound analysis of analog circuits considering process variations
Variational analog integrated circuit design via symbolic sensitivity analysis
Symbolic techniques for statistical timing analysis of RCL mesh networks with resistor loops
Sensitivity approach to statistical signal integrity analysis of coupled interconnect trees
A simple implementation of determinant decision diagram
Hierarchical symbolic sensitivity computation with applications to large amplifier circuit design
Symbolic behavioral modeling for slew and settling analysis of operational amplifiers
Hierarchical exact symbolic analysis of large analog integrated circuits by symbolic stamps