位置：成果数据库 > 会议 > 会议详情页
A High Performance Router With Dynamic Buffer Allocation For On-Chip Interconnect Networks
  • 所属机构名称：中国人民解放军国防科学技术大学
  • 会议名称：IEEE International Conference on Computer Design
  • 成果类型：会议
  • 会场：Amsterdam, NETHERLANDS
  • 相关项目：基于差分CDMA的高性能片上互连网络关键技术研究
作者： Zhang Chengyi|Zhao Tianlei|Li Shaoqing|Qi Shubo|Zhang Minxuan|Li Jinwen|
同会议论文项目
基于差分CDMA的高性能片上互连网络关键技术研究
期刊论文 22 会议论文 15 专利 3
同项目会议论文
Improvement of integrated dipole antenna performance using diamond for intra-chip wireless interconn
A 11GHz differential LNA integrated with on-chip antenna for wireless receivers
The design and implementation of two-cycle NoC router
FoN: Fault-on-Neighbor aware routing algorithm for Networks-on-Chip
Metal interference analysis and design rules of on chip antennas for wireless interconnect
A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for net
Slice router: For fine-granularity fault-tolerant Networks-on-Chip
Design consideration for 10 Gbps signal transmission channel in copper backplane system
A low-overhead fault-aware deflection routing algorithm for 3D Network-on-Chip
面向片上网络的多播吞吐率和能量模型
A low latency high throughput router for On-Chip interconnect networks
A deadlock-free fault-tolerant routing algorithm based on pseudo-receiving mechanism for networks-on
片上网络中一种单周期2GHz无缓冲路由器
An Energy-Aware Heuristic Constructive Mapping Algorithm for Network on Chip