位置：成果数据库 > 会议 > 会议详情页
Design of power-rail ESD clamp circuit with separate detection component and delay component against
  • 所属机构名称：北京大学
  • 会议名称：Electron Devices and Solid-State Circuits (EDSSC), 2013 IEEE International Conference of
  • 时间：2013
  • 成果类型：会议
  • 相关项目：纳米尺度SOI器件ESD工艺方法、模型模拟和器件结构研究
作者： Qi Liu|Yuan Wang|Jian Cao|Guangyi Lu|Xing Zhang|
同会议论文项目
纳米尺度SOI器件ESD工艺方法、模型模拟和器件结构研究
期刊论文 4 会议论文 9
同项目会议论文
Analysis of dummy - gate dual - directional SCR ( dSCR ) device for ESD protection
A low leakage power-rail ESD clamp circuit with adjustable holding voltage in nanoscale process
Design and verification of a novel multi-RC-triggered power clamp circuit for on-chip ESD protection
Comprehensive study and corresponding improvements on the ESD robustness of different nLDMOS devices
Novel gate-voltage-bias techniques for gate-coupled MOS (GCMOS) ESD protection circuits
A novel multi-RC-triggered power clamp circuit for on-chip ESD protection
A novel ESD self-protecting symmetric nLDMOS for 60V SOI BCD process
A power clamp circuit using current mirror for on-chip ESD protection