位置：成果数据库 > 会议 > 会议详情页
Scalable transactional memory architecture supporting speculative parallelization
  • 所属机构名称：中国科学技术大学
  • 会议名称：International Conference on Network Computing and Information Security, NCIS 201
  • 成果类型：会议
  • 相关项目：众核处理器结构上的并行程序执行模型
作者： Wang Yaobin|An Hong|Guo Rui|Gao Xiaoming|Chen Fei|
同会议论文项目
众核处理器结构上的并行程序执行模型
期刊论文 8 会议论文 21 专利 4
同项目会议论文
The Optimization of Parallel Smith-Waterman Sequence Alignment Using On-chip Memory of GPGPU
Exploring speculative procedure level parallelism from multimedia applications
CHMasters: A Scalable and Speed-efficient Metadata Service in Distributed File System
FACRA: Flexible-core Architecture Chip Resource Abstractor
A Priority-aware NoC to Reduce Squashes in Thread Level Speculation for Chip Multiprocessors
SeTM: Efficient Execution of Speculative Threads with Hardware Transactional Memory
Exploiting speculative thread-level parallelism based on transactional memory
Dynamic Resource Tuning for Flexible Core Chip Multiprocessors
CRQ-based fair scheduling on composable multicore architectures
Distributed replay protocol for distributed uniprocessors
CuHMMer: A Load-Balanced CPU-GPU Cooperative Bioinformatics Application
VSCP: A cache controlling method for improving single thread performance in multicore system
Value predicted LogSPoTM: Improve the parallesim of thread level system by using a value predictor
clustering of radar reflectivity data on GPUs
A Non-blocking Programming Framework for Pipeline Application on Multi-core Platform
A speculative HMMER search implementation on GPU
Design tradeoffs in speculative Transactional memory architecture
Distributed control independence for composable multi-processors
Accelerating block cryptography algorithms in procedure level speculation
Pattern-Unit Based Regular Expression Matching with Reconfigurable Function Unit