位置：成果数据库 > 会议 > 会议详情页
An Effective Approach For Subtreshold And Gate Leakage Power Estimation Of SRAM
  • 所属机构名称：中国科学院计算技术研究所
  • 会议名称：International Symposium on Integrated Circuits(ISIC2007)
  • 成果类型：会议
  • 相关项目：采用形式化引擎加速处理器仿真验证收敛的关键技术研究
作者： Jun Wang|Yi Yang|Ge Zhang|Feng Zhang|
同会议论文项目
采用形式化引擎加速处理器仿真验证收敛的关键技术研究
期刊论文 35 会议论文 22 专利 9
同项目会议论文
Low power techniques on a high speed floating-point adder design
CREA: A checkpoint based reliable micro-architecture for superscalar processors
Concerning with on-chip network features to improve cache coherence protocols for CMPs
Designing an effective constraint solver in coverage directed test generation
Effective Debugging CMP Design in Acceleration/Emulation
On Detecting Regular Predicates in Distributed Systems
Fast complete memory consistency verification
An accurate analysis of microprocessor design verification
Instruction level test for parallel multipliers
A clock system for high speed and low power parallel link
Energy-Efficient Input Buffer Design using Data-Transition Oriented Model
An Efficient Instruction Level Functional Verification of Processor Core with JTAG
DMA Cache: Using On-Chip Storage to Architecturally Separate I/O Data from CPU Data for Improving I/
Testing content addressable memories using instructions and march-like algorithms
Fetching primary and redundant instructions in turn for a fault-tolerant embedded microprocessor
Coverage directed test generation: Godson experience
Formula-Oriented Compositional Minimization in Model Checking
Snooping and Ordering Ring--- An Efficient Cache Coherence Protocol for Ring Connected CMP
A General Method to Make Multi-Clock System Deterministic
A Multi-FPGA Based Platform for Emulating a 100M -transistor-scale Processor with High-speed Periphe
Optimizing Power and Throughput for M-Out-Of-N Encoded Asynchronous Circuits