位置：成果数据库 > 会议 > 会议详情页
Hierarchical memory system design for a heterogeneous multi-core processor
  • 所属机构名称：中国人民解放军国防科学技术大学
  • 成果类型：会议
  • 相关项目：面向数据密集计算的超高性能多核处理器体系结构研究
同会议论文项目
面向数据密集计算的超高性能多核处理器体系结构研究
期刊论文 20 会议论文 28
同项目会议论文
A Dynamically-Allocated Virtual Channel Architecture with Congestion Awareness for On-Chip Routers
Optimal Matrix Computing Using Vector Division with Sub-word Parallel
Low-Level Component for OpenGL ES Oriented Heterogeneous Architecture with Optimization
A framework to evaluate the trade-off among AVF, performance and area of soft error tolerant micropr
A High Efficient On-Chip Interconnection Network in SIMD CMPs
Memory System Design and Implementation for a Multiprocessor
Implementation of OpenVG Path and Paint Algorithms on Synchronous Data Triggered Architecture with O
The Parallel Algorithm Implementation of Matrix Multiplication Based on ESCA
The P2P Communication Model for a Local Memory based Multi-core Processor
A New CORDIC Algorithm and Software Implementation Based on Synchronized Data Triggering Architectur
A High Efficient On-Chip Interconnection Network in SIMD CMPs
Memory System Design and Implementation for a Multiprocessor
Implementation of Parallel Game Tree Search on a SIMD System
Parallel Algorithms for FIR computation Mapped to ESCA Architecture
Memory System Design for a Multi-core Processor
Hierarchical memory system design for a heterogeneous multi-core processor
The P2P Communication Model for a Local Memory based Multi-core Processor
A New CORDIC Algorithm and Software Implementation Based on Synchronized Data Triggering Architectur
A Dynamically-Allocated Virtual Channel Architecture with Congestion Awareness for On-Chip Routers
Optimal Matrix Computing Using Vector Division with Sub-word Parallel
Low-Level Component for OpenGL ES Oriented Heterogeneous Architecture with Optimization
A framework to evaluate the trade-off among AVF, performance and area of soft error tolerant micropr
Implementation of Parallel Game Tree Search on a SIMD System
Parallel Algorithms for FIR computation Mapped to ESCA Architecture
Memory System Design for a Multi-core Processor
Implementation of OpenVG Path and Paint Algorithms on Synchronous Data Triggered Architecture with O
The Parallel Algorithm Implementation of Matrix Multiplication Based on ESCA