位置：成果数据库 > 会议 > 会议详情页
Zero-efficient buffer design for reliable Network-on-Chip in tiled Chip-Multi-Processor
  • 所属机构名称：中国科学院计算技术研究所
  • 会议名称：Design, Automation and Test in Europe, DATE 2008
  • 成果类型：会议
  • 会场：Munich, Germany
  • 相关项目：资源有效的单片多处理器结构研究
作者： Wang, Jun|Tang, Yan|Zeng, Hongbo|Zhang, Ge|Huang, Kun|
同会议论文项目
资源有效的单片多处理器结构研究
期刊论文 57 会议论文 12 专利 2
同项目会议论文
An efficient error control scheme for chip-to-chip optical interconnects
A theoretical research on program instruction level parallelism to guide microprocessor design
Concerning with on-chip network features to improve cache coherence protocols for CMPs
An enhanced HyperTransport controller with cache coherence support for multiple-CMP
Efficiency-aware QoS DRAM scheduler
Logical Clustering for Fast Clock Skew Scheduling
An interconnect-aware power efficient cache coherence protocol for CMPs
Round-robin based scheduling algorithms for FIFO IQ switch
A high speed CMOS transmitter and rail-to-rail receiver
A synchronized variable frequency clock scheme in chip multiprocessors
DMA Cache: Using On-Chip Storage to Architecturally Separate I/O Data from CPU Data for Improving I/