位置：成果数据库 > 会议 > 会议详情页
MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systems
  • 所属机构名称：武汉大学
  • 会议名称：International Symposium on Low Power Electronics and Design, ISLPED'12,
  • 时间：2012.7.1
  • 成果类型：会议
  • 相关项目：可信软件构造理论与方法研究
作者： Xue Jason Chun|Xue Jason Chun|He Yanxiang|He Yanxiang|
同会议论文项目
可信软件构造理论与方法研究
期刊论文 127 会议论文 62 获奖 8 著作 5
同项目会议论文
Compiler directed write-mode selection for high performance low power volatile PCM
Compiler directed write-mode selection for high performance low power volatile PCM
Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache
Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache
Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache
Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cache
On the Concept of Trusted Computing and Software Watermarking: A Computational Complexity Treatise
Exception Detection for Web Service Composition Using Improved Bayesian Network
Low Power Instructions Scheduling Based on Ant Colony Optimization
PSO Based Instruction Scheduling for Low Power
PSO Based Instruction Scheduling for Low Power
On the Concept of Trusted Computing and Software Watermarking: A Computational Complexity Treatise
Exception Detection for Web Service Composition Using Improved Bayesian Network
An Empirical Study of Dangerous Behaviors in Firefox Extensions
Detection method of the second-order sql injection in web applications
Enhancing Reuse of Constraint Solutions to Improve Symbolic Execution.
A wear-leveling-aware dynamic stack for PCM memory in embedded systems
A wear-leveling-aware dynamic stack for PCM memory in embedded systems
A wear-leveling-aware dynamic stack for PCM memory in embedded systems
A wear-leveling-aware dynamic stack for PCM memory in embedded systems
Relationship study among many types of objective functions for knowledge reduction
An extended UML method for the verification of security protocols
Verification of functional and non-functional requirements of web service composition
An Empirical Study of Dangerous Behaviors in Firefox Extensions
On the Concept of Trusted Computing and Software Watermarking: A Computational Complexity Treatise
Exception Detection for Web Service Composition Using Improved Bayesian Network
An Empirical Study of Dangerous Behaviors in Firefox Extensions
An Empirical Study of Dangerous Behaviors in Firefox Extensions
On the Concept of Trusted Computing and Software Watermarking: A Computational Complexity Treatise
Exception Detection for Web Service Composition Using Improved Bayesian Network
Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache
Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache
Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache
Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache
MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systems
MGC: Multiple graph-coloring for non-volatile memory based hybrid Scratchpad Memory
MGC: Multiple graph-coloring for non-volatile memory based hybrid Scratchpad Memory
MGC: Multiple graph-coloring for non-volatile memory based hybrid Scratchpad Memory
MGC: Multiple graph-coloring for non-volatile memory based hybrid Scratchpad Memory
Low Power Instructions Scheduling Based on Ant Colony Optimization
Compiler-assisted refresh minimization for volatile STT-RAM cache
Compiler-assisted refresh minimization for volatile STT-RAM cache
Compiler-assisted refresh minimization for volatile STT-RAM cache
Compiler-assisted refresh minimization for volatile STT-RAM cache
Comparing program to requirement and design using language acceptance
Uniform access control platform of web service based on semantic message
MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systems
MAC: migration-aware compilation for STT-RAM based hybrid cache in embedded systems
Low Power Instructions Scheduling Based on Ant Colony Optimization
Low Power Instructions Scheduling Based on Ant Colony Optimization
PSO Based Instruction Scheduling for Low Power
PSO Based Instruction Scheduling for Low Power
Compiler directed automatic stack trimming for efficient non-volatile processors
Compiler directed automatic stack trimming for efficient non-volatile processors
Compiler directed automatic stack trimming for efficient non-volatile processors
Compiler directed automatic stack trimming for efficient non-volatile processors
Compiler directed write-mode selection for high performance low power volatile PCM
Compiler directed write-mode selection for high performance low power volatile PCM
S-Looper: Automatic Summarization for Multipath String Loops
OOPN-SRAM: A novel method for software risk assessment
A formal model for exception handling in BPEL process