位置：成果数据库 > 会议 > 会议详情页
On-chip Communication Framework Design for Embedded Heterogeneous Multi-core Architecture
  • 所属机构名称：浙江大学
  • 成果类型：会议
  • 相关项目：嵌入式系统编译器与操作系统内核协同的节能方法研究
同会议论文项目
嵌入式系统编译器与操作系统内核协同的节能方法研究
期刊论文 5 会议论文 24
同项目会议论文
A Tightly Coupled Network-on-Chip Router Architecture
eNSTM: a Nested Software Transactional Memory Framework for MPSoC System
Efficient Scratchpad Memory Management Based on Multi-Thread for MPSoC Architecture
Serial Application Accelerating with Pipelined Configuration Slicing on Dynamic Reconfigurable Hardw
A Performance Model for Run-Time Reconfigurable Hardware Accelerator
Hardware Assistant Scheduling Method for Synergistic Core Tasks on Embedded Heterogeneous Multi-core
L1 Collective Cache: Managing Shared Data for Chip Multiprocessors
A Power-aware Hybrid Storage Architecture for Ubiquitous Computing
Dynamic Compilation Framework with DVS for Reducing Energy Consumption in Embedded Processors
The Design and Implementation of Adaptive Reconfigurable Computing Array
Power-Aware Code Restructuring for Embedded Parallel Storing Device
Program Sections Allocation to Scratchpad Memory based on Frequency Analysis
H/S co-design of Embedded DBMS with High Speed Buffer Support
SPMOS-based Intrusion Detection Architecture
The Hardware Acceleration SoC for Information Retrieval Based on the Heterogeneous Multi-Core Archit
The Design of a Cycle Accurate Multi-core Architecture Performance Simulator
SPMTM: a Novel ScratchPad Memory Based Hybrid Nested Transactional Memory Framework
A Redundancy Mechanism under Single Chip Multiprocessor Architecture
DVS Driven Run-time Compiler for Power Reduction
The Design and Implementation of the DVS Based Dynamic Compiler for Power Reduction
An on-chip communication mechanism design in the embedded heterogeneous multi-core architecture
Dynamic power management framework for multi-core portable embedded system
Less Reused Filter: Improving L2 Cache Performance via Filtering Less Reused Lines