欢迎您！东篱公司
退出
-
申报数据库
-
立项数据库
-
成果数据库
-
项目获奖数据库
中文摘要：
为了解决离散小波变换的流水线超大规模集成电路（VLSI）结构硬件开销大的问题，在翻转结构的基础上，提出了一种改进的流水线VLSI结构．该结构采用合并提升步骤和流水线设计的方法，有效调整了原始数据的运算路径；其二维离散小波变换的结构由列滤波模块、2×2转置模块、行滤波模块和缩放模块4部分组成；行和列滤波器同时进行滤波，2×2转置模块实现了用几个寄存器代替大量的中间转置存储空间，并引入4选1的多路选择器到缩放模块中．实验结果表明，在关键路径的约束条件下，这种结构有效减小了硬件开销，降低了功耗．
英文摘要：
On the basis of flipping structure, an improved pipelined VLSI （very large scale integration） structure was proposed to further solve the problem that the hardware overhead of pipelined VLSI structure for discrete wavelet transform is expensive. The structure merged the lifting step and adopts the pipelined design to adjust the primitive data path. The structure of 2D discrete wavelet transform （DWT） is composed of four parts： column filter module, 2 × 2 transposing module, row filter module and scaling module. The column filter and row filter processed simultaneously. The 2 × 2 transposing module made it true that several registers substitute a lot of medium transposing memory. The structure introduces 4 to 1 multiplexers into scaling module. Experimental results showed that the proposed structure, under the tight critical path, can efficiently reduce the hardware overhead and save the hardware saving.
同期刊论文项目
同项目期刊论文
期刊信息
位置：