中文摘要：

面向多媒体应用的可重构处理器架构由主处理器和动态配置的可重构阵列（Reconfigurable Cell Array，RcA）组成．协同设计流程以循环流水线和流水线配置技术为基础，采用启发式算法对应用中较大的关键循环进行了软硬件划分，使用表格调度算法实现了任务在RCA上的映射．经过FPGA验证，H．264基准中的核心算法平均执行速度相比于PipeRench，Morpho Sys，以及TIDSPTMS320C64X提高了3．34倍．

英文摘要：

The reconfigurable processor architecture for multimedia application consists of a host processor and a coarsegrained Reconfigurable Cell Array （RCA） as the coprocessor, which can be reconfigured dynamically. The proposed co-design flow is based on loop pipeline and pipelined reconfiguralion technologies. Heuristic algorithm is used for hardware-software partition of big kernel loop and a table schedule algorithm for the mapping of task graph. They have been verified in FPGA with some kernels in H.264 baseline. The average speedup is 3.34 times compared with PipeRench,MorphoSys, and TI DSP TMS320C64X.