中文摘要：

为了研究脉动结构在离散余弦变换（DCT）算法中的应用以及平衡DCT算法在超大规模集成电路（VLSI）实现中对面积复杂度和时间复杂度的要求，提出一种基于脉动阵列的DCT结构．研究一维DCT变换的特点，对DCT进行公式变形．充分挖掘DCT算法中可以重复利用的数据，从而减少运算量．针对变形后的算法特点，采用脉动结构进行求解，从而提高并行度，减少运算时间．结果表明，相对于现有的脉动结构，该结构具有更小的面积一时间复杂度（area-time complexity），对DCT长度的限制小，仅要求DCT变换的长度为偶数．

英文摘要：

A systolic-array based discrete cosine transform （DCT） was proposed in order to study the application of systolic array in DCT and balance the area complexity and time complexity in the very large scale integrated-circuit （VLSI） implementation of DCT. The characteristic of DCT was analyzed and the one-dimensional DCT formula was transformed. The data items that can be reused were found to reduce computation. The systolic structure which can save computing time by higher parallelism was used to solve the deformed DCT algorithm. Results show that the structure has lower area-time complexity than the previous systolic-array based structures, and has a smaller restriction on the length of DCT, only requiring an even number.