欢迎您！东篱公司
退出
-
申报数据库
-
立项数据库
-
成果数据库
-
项目获奖数据库
中文摘要：
主要论述了一种基于FPGA的Turbo码译码器的设计。首先简单介绍了编码器和交织器的原理；然后介绍了基于Max—Log—MAP算法的译码器原理，对分量译码器做了详细论述，给出了各子模块原理和ModelSim仿真图形；最后给出了系统仿真的误码率图形。
英文摘要：
A design of Turbo decoder is discussed primarily based on FPGA. Firstly, the theory of the coder and the interleaver are described briefly. Secondly, the theory of the decoder based on Max-Log-MAP algorithm is introduced. The component decoder is described in detail and every submodule＇s theory and the simulation graph by ModelSim are given. Finally, the bit error rate graph is presented by the system simulation.
同期刊论文项目
同项目期刊论文
期刊信息
位置：