欢迎您！东篱公司
退出
-
申报数据库
-
立项数据库
-
成果数据库
-
项目获奖数据库
中文摘要：
通过对电路三要素（信号、网络和负载）理论和五值代数理论的研究，提出了四值D触发器的元件级结构设计方案．根据可逆计数器的功能特性，采用该四值D触发器设计了具有复位功能的四值同步可逆计数器．PSPICE模拟验证所设计的电路具有正确的逻辑功能．
英文摘要：
Through the research on the theory of three essential circuit elements（ signal, net and load） and five-valued algebra, this paper presented a novel element level design scheme of four-valued D flip-flop. Then based on the characteristic of reversible counter, four-valued D flip-flop was used as the core component to design four-valued synchronous reversible counter which has reset function. Finally, The PSPICE simulation results indicated that the novel scheme has correct logic function.
同期刊论文项目
同项目期刊论文
位置：