欢迎您!
东篱公司
退出
申报数据库
申报指南
立项数据库
成果数据库
期刊论文
会议论文
著 作
专 利
项目获奖数据库
位置:
成果数据库
>
期刊
> 期刊详情页
A 0.18-mu m CMOS GFSK Analog Front End Using a Bessel-Based Quadrature Discriminator With On-Chip Au
ISSN号:1549-8328
期刊名称:IEEE Transactions on Circuits and Systems I-Regula
时间:0
页码:2498-2510
语言:英文
相关项目:射频集成电路的在片自校准关键技术的研究
作者:
Yao, Jinke|Wang, Zhihua|Chi, Baoyong|Chiang, Patrick|
同期刊论文项目
射频集成电路的在片自校准关键技术的研究
期刊论文 14
会议论文 7
专利 5
同项目期刊论文
A Low-Power High-Data-Rate ASK IF Receiver With a Digital-Control AGC Loop
A reconfigurable analog baseband circuit for WLAN, WCDMA, and Bluetooth
A superheterodyne receiver front-end with on-chip automatically Q-tuned notch filters
Power-Scalable, Complex Bandpass/Low-Pass Filter With I/Q Imbalance Calibration for a Multimode GNSS
New implementation of high linear LNA using derivative superposition method
A Fast-Settling Wideband-IF ASK Baseband Circuit for a Wireless Endoscope Capsule
A dual-band reconfigurable direct-conversion receiver RF front-end
Ultra-high-frequency radio frequency identification reader receiver with 10 dBm input P1 dB and -74
A low power direct conversion receiver RF front-end with high in-band IIP2/IIP3 and low 1/f noise
A 65 nm CMOS fully-integrated dynamic reconfigurable differential power amplifier with high gain in
A reconfigurable analog baseband circuit for WLAN,WCDMA,and Bluetooth
13bit 50MS/s CMOS流水线ADC的设计
Modeling of a Schottky Diode in CMOS Process with a Flexible "Open-Through" On-Chip De-embedding Method