位置：成果数据库 > 期刊 > 期刊详情页
A Low-Power IF Circuit with 5 dB Minimum Input SNR for GFSK Low-IF Receivers
  • ISSN号：0916-8524
  • 期刊名称：IEICE - Transactions on Electronics
  • 时间：0
  • 页码：1680-1689
  • 相关项目：三维多核片上系统的体系结构和设计研究
作者： Zhao, Bo|Yu, Guangming|Chen, Tao|Chen, Pengpeng|Yang, Huazhong|Wang, Hui|
同期刊论文项目
三维多核片上系统的体系结构和设计研究
期刊论文 32 会议论文 64
同项目期刊论文
Modeling, Architecture, and Applications for Emerging Memory Technologies
An FPGA-Based Accelerator for LambdaRank in Web Search Engines
Stacking magnetic random access memory atop microprocessors: an architecture-level evaluation
Power analysis attack resistance engineering by dynamic voltage and frequency scaling
Balanced Switching Schemes for Gradient-Error Compensation in Current-Steering DACs
Parametric yield-driven resource binding in high-level synthesis with multi-Vth/Vdd library and devi
ESL design methodology
Distributed Smart Camera Network
Soft error rate analysis for combinational logic using an accurate electrical masking model
Influence of node dynamics on cluster global time continuity
Three-dimensional integrated circuits: Design, EDA, and architecture
Hybrid Checkpointing Using Emerging Nonvolatile Memories for Future Exascale Systems
Variation-aware task and communication mapping for MPSoC architecture
New development of analog-to-digital converters
Exploiting heterogeneity for energy efficiency in chip multiprocessors
A robust and simple two-mode digital calibration technique for pipelined ADC
Editorial: Three-dimensional integrated circuits design
A PLL based WSN transmitter and I/Q LO signal generator at 430-435 MHz
An Energy Efficient Sensor Network Processor with Latency-Aware Adaptive Compression
Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI: Foreword
NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory
Electrical Characterization for Intertier Connections and Timing Analysis for 3-D ICs
Selective Host-Interference Cancellation: A New Informed Embedding Strategy for Spread Spectrum Wate
Design and implementation of motion compensator in memory reduced HDTV decoder with embedded compres
A 12-bit self-calibrating SAR ADC achieving a Nyquist 90.4-dB SFDR
Performance/Thermal-Aware Design of 3D-Stacked L2 Caches for CMPs