中文摘要：

为了降低传统设计模式在应对大规模SoC设计时带来高复杂度,使用高层次综合HLS技术进行了Rijndael算法IP核的设计、综合与仿真.针对Rijndael算法中的多种运算模块,研究并设计了面向硬件的编码方式及优化方案.通过对比,使用高层次综合技术设计的IP核在各方面都接近或超越了使用传统方式设计的IP核,而设计复杂度大大降低,证明了使用HLS方法进行设计的优越性.

英文摘要：

In order to reduce the high complexity of the traditional SoC design method, this paper presents the design, synthesis and simulation flow of the Rijndael arithmetic IP Core using high level synthesis （HLS） technology. A hardware-oriented coding style and its optimization scheme specifically for the Rijndael arithmetic is also studied and designed. Through a comparison with a traditionally designed IP Core, the IP Core designed by HLS technology outperforms in nearly all respects, with a significantly reduced design complexity, which greatly proves the advantage of HLS.