欢迎您！东篱公司
退出
-
申报数据库
-
立项数据库
-
成果数据库
-
项目获奖数据库
中文摘要：
基于UMC 0．18混合信号工艺，设计了一种低功耗逐次逼近ADC，重点考虑了功耗的优化和电路的改进，采用了开关运放技术，降低了传统缓冲器30％左右的能量消耗，同时比较器低功耗的设计也使该ADC节能的优点更加突出，同时比较器采用了失调校准技术，这样就能够满足10bit精度的要求。在电源电压1．8V、采样频率100kHz的条件下，仿真得到该逐次逼近ADC信噪比为61．66dB，而静态功耗仅为26μW。该设计的芯片版图面积为1mm×1mm。
英文摘要：
A low power successive approximation ADC was realized based on a 0.18 μm standard CMOS process, mainly considered the optimization of power consuption and the improvement of circuit. Switched- opamp was used in the ADC design, the power consumption of the buffer was reduced by 30 %. An auto zero comparator was specifically designed to achieve low power and low offset using offset calibration, it can meet the requirement of 10 bit. The simulation result shows that the ADC has signal-to-noise ratios of 61.66 dB and static power consumption of 26 μW with rail-to-rail input at supply voltage of 1.8 V, sampling rates of 100 kHz, die area is 1mm × 1 mm.
同期刊论文项目
同项目期刊论文
期刊信息
位置：