欢迎您！东篱公司
退出
-
申报数据库
-
立项数据库
-
成果数据库
-
项目获奖数据库
中文摘要：
提出设计一种具有小阻塞概率、低硬件代价的的三级Clos网的方法.通过对阻塞概率与硬件代价的折衷,给出当端口利用率不是特别大时,具有小阻塞、低代价的三级Clos网模型,并且对端口利用率大的情况作了分析讨论.最后通过对于不同网络规模的比较可发现,对于所搭建的网络,其硬件代价比相应的严格无阻塞网络降低将近一半,而阻塞概率却非常小.
英文摘要：
Proposed a methed for designing a three stage Clos network with small blocking probability and low hardware.Through the tradeoff between blocking probability and hardware cost,The three stage Clos network model with small blocking probability and low hardware is obtained when the probability that a port is busy is not very big,and the case when the probability is big that a port is busy is also analysed and discussed.Finally,by the comparison between different size of network,it can be concluded that the hardware cost of the designed network is less approximate 50% than that of corresponding strictly non-blocking network but the probability is very small.
同期刊论文项目
同项目期刊论文
A fine-classification method and its hardware acceleration architecture for rotation invariant multi
Peak Temperature Reduction by Physical Information Driven Behavioral Synthesis with Resource Usage A
期刊信息
位置：