位置：成果数据库 > 期刊 > 期刊详情页
Design and Implementation of the Parameterized Multi-Standard High-Throughput Radix-4 Viterbi Decode
  • ISSN号：0916-8516
  • 期刊名称：Ieice Transactions On Communications
  • 时间：0
  • 页码：1602-1611
  • 相关项目：支持高速缓存一致的片上网络关键技术研究
作者： Li, Rongchun|Dou, Yong|Lei, Yuanwu|Ni, Shice|Guo, Song|
同期刊论文项目
支持高速缓存一致的片上网络关键技术研究
期刊论文 75 会议论文 63 专利 12
同项目期刊论文
基于FPGA的高精度科学计算加速器研究
Reliability provision mechanism for large-scale de-duplication storage systems
层次式FPGA快速布局算法
精确分类的视角无关人脸检测方法与硬件加速体系结构
A High Performance and Memory Efficient LU Decomposer on FPGAs
一种基于仿生原理的Sobel算子容错方法
Timing-driven placement via preassigning cell
Mix storage architecture for block level continuous data protection
基于龙芯3B的H.264解码器的向量化
A fast routability-driven router for hierarchical FPGA
Cholesky分解细粒度并行算法
面向稀疏矩阵访存特性的Cache划分
多核龙芯3A上二级BLAS库的优化
Markov Clustering-Based Placement Algorithm for Hierarchical FPGAs
A Novel Cache Replacement Policy via Dynamic Adaptive Insertion and Re-Reference Prediction
一种严格非阻塞Clos型波分复用光置换网络
Multi-core optimization for conjugate gradient benchmark on heterogeneous processors
2-Omega新型会议网络的设计与分析
Architecture and Circuit Optimization of Hardwired Integer Motion Estimation Engine for H.264/AVC
A fine-classification method and its hardware acceleration architecture for rotation invariant multi
Fine-grained parallel RNA secondary structure prediction using SCFGs on FPGA
大矩阵QR分解的FPGA设计与实现
Fast placement algorithm for hierarchical FPGAs
一种近似无阻塞的置换三级Clos网
FPGA accelerator for protein secondary structure prediction based on the GOR algorithm
Register Length Analysis and VLSI Optimization of VBS Hadamard Transform in H.264/AVC
一种多倍数据供应的编译优化方法
GPU上的矩阵乘法的设计与实现
An analytical placement technique for large-scale FPGAs
FPGA-specific custom VLIW architecture for arbitrary precision floating-point arithmetic
层次式FPGA快速可布性布线算法
Peak Temperature Reduction by Physical Information Driven Behavioral Synthesis with Resource Usage A
差量存储的集中式文件级连续数据保护方法
预先指定单元位置的时延驱动布局优化方法
线长驱动的层次式FPGA布局算法
Hierarchical Cache Directory for CMP
CCNoC: Cache-Coherent Network on Chip for Chip Multiprocessors
A Unified Co-Processor Architecture for Matrix Decomposition
一种利用图建模的宏模块合法化算法
应用于大规模FPGA的解析式布局算法
基于FastPlace总体布局算法的实现
High precision scientific computation accumulator on FPGA
MCC: A message and command correlation method for identifying new interactive protocols via session
基于龙芯3A的LAPACK函数优化
龙芯3A处理器上FFT的高效实现
SAM: A fault-tolerant scalable address mapping method in last-level cache
面向龙芯3A体系结构的BLAS库优化
基于插桩和布尔逻辑的运行时程序验证框架
针对CMT架构的linux内核负载均衡算法优化
Java虚拟机中的动态锁cache优化
龙芯3B的SIMD编译优化及分析
一种仿生的面向可重构多细胞阵列的分布式定序方法
快速时代回收：一种针对无锁编程的快速垃圾回收算法
一种基于数据访问特征的层次化缓存优化设计
一种并行的网页解析算法
SAM：一种容错的末级缓存可扩展地址映射方法
存储有效的多模式匹配算法和体系结构
Efficient Hierarchical Algorithm for Mixed Mode Placement in Three Dimensional Integrated Circuit Chip Designs
Partition-Based Global Placement Considering Wire-Density Uniformity for CMP Variations
Multi-core optimization for conjugate gradient benchmark on heterogeneous processors
The Case of Using Multiple Streams in Streaming
MCC： A Message and Command Correlation Method for Identifying New Interactive Protocols via Session Analyses