欢迎您！东篱公司
退出
-
申报数据库
-
立项数据库
-
成果数据库
-
项目获奖数据库
中文摘要：
针对VSP系统对测井数据并行采集的要求,采用FPGA作为核心控制器,结合ADS1252模数转换芯片、SDRAM存储芯片和RS485通信技术构建了多路数据采集系统。利用Verilog编写有限状态机实现FPGA控制多路ADC并行采集和SDRAM的存储操作,并能够对多路数据并行采集和正确存储,使系统具有实时性强、电路简单、干扰噪声低等优点。通过signaltap对该系统的采集和存储效果进行在线测试,并结合matlab仿真对比分析,验证了系统的可靠性和准确性。
英文摘要：
According to the requirements of VSP system parallel acquisition for logging data,we combined ADS1252 modulus conversion chip,SDRAM memory chips and RS485 communication technology to build a multi-channel data acquisition system with FPGA in Cyclone IV series as its core controller.In this system,we used Verilog write finite state machine,which helps to achieve FPGA controlling multi-channel ADC parallel acquisition and SDRAM store operation and be able to perform parallel acquisition and accurate storage of multi-channel data,thus equipping the system with strong real-time performance,simple circuit,low noise interference and other advantages.By online testing on the collection and storage properties of the system through signaltap and comparative analysis with matlab simulation,the reliability and accuracy of the system is verified.
同期刊论文项目
同项目期刊论文
A statistical approach to fit Gaussian part of full-energy peaks from Si(PIN) and SDD X-ray spectrom
A PLS-Based Weighted Artificial Neural Network Approach for Alpha Radioactivity Prediction inside Co
A Multi-pipe and Multi-address Switching Wireless Network for Distributed Seismic Data Acquisition S
Statistical distribution based detector response function of a Si(PIN) detector for K_α and K_β X-ra
Experimental study and correction of absorption and enhancement effect between every elements of Ti,
期刊信息
位置：