欢迎您！东篱公司
退出
-
申报数据库
-
立项数据库
-
成果数据库
-
项目获奖数据库
中文摘要：
末级缓存的性能已成为影响多核处理器整体性能的关键因素．基于多核处理器在处理并行程序时各处理器核访存行为的相似性，提出一种降低访存缺失率的数据预取方法．首先记录各处理器核的访存缺失历史；然后通过分析历史信息预测各处理器核之间末级缓存缺失的关联关系，采用数据预取的方式，在处理器核出现读缺失之前为其末级缓存提供数据块．实验结果表明，对于4核和16核处理器系统，该方法可以分别降低末级缓存缺失率9．8％和18．4％，提高性能4．0％与12．4％．
英文摘要：
The performance of last-level cache （LLC） has become a key factor affecting the overall performance of chip multiprocessors （CMP）. Based on the LLC miss behaviorsimilarity among different nodes of the CMP system that processes parallel workloads, a data prefetching meehanism is proposed to significantly reduce the LLC miss rate. This paper starts from tracing the LLC miss behaviors, which is then utilized to identify the inter-core load miss correlation. In case of an load miss, if it is predieted to be followed by any further successive load misses of other nodes, the data block is simulteanously forwarded to the potential missing nodes. Experimental results demonstrate that, the proposed mechanism reduces the LLC miss rate by 9.8% and 18.4%, while improves the overall performance by 4.0% and 12.4% when eonsidering 4-core and 16-eore CMP systems.
同期刊论文项目
同项目期刊论文
期刊信息
位置：