位置：成果数据库 > 期刊 > 期刊详情页
Ultra-low specific on-resistance SOI double-gate trench-type MOSFET
  • ISSN号：1674-4926
  • 期刊名称：《半导体学报：英文版》
  • 时间：0
  • 分类：TN36[电子电信—物理电子学]
  • 作者机构：[1]武汉光电国家实验室,湖北武汉430074, [2]五邑大学,广东江门529020
  • 相关基金：国家自然科学基金项目（项目编号：60976060）
作者： 雷天飞, 罗小蓉, 葛锐, 陈曦, 王元刚, 姚国亮, 蒋永恒, 张波, 李肇基
关键词： 大功率LED, 工矿灯, 自重式热管, 散热, High power LED, Mining lamp, Thermosiphon heat pipe, Heat rejection
中文摘要：

设计制作了一种带有自重式热管的散热器,并应用于100 W LED工矿灯。测试了LED工矿灯的光源模组引脚温度以及工作状态下散热器温度的分布。结果表明：自重式热管散热的光源引脚温度要比传统散热方式低4℃,光源表面温度要比传统散热方式的光源表面温度低约6℃;散热鳍片温度分布更为均匀,提高了鳍片散热的效率。

英文摘要：

A radiator is designed with thermosiphon heat pipe and is applied to the 100 W LED mining lamp.The pin temperature of LED mining lamp and the temperature distribution of the designed radiator under working state is tested and studied.The results showed that,the pin temperature of LED light source with thermosiphon heat pipe is 4 ℃ lower than the traditional one without thermosiphon heat pipe,and the surface temperature of the former is about 6 ℃ lower than the traditional one;the radiator with thermosiphon heat pipe has a more uniform temperature distribution,therefore it improve the cooling efficiency of the fins.

同期刊论文项目
新型低k介质埋层SOI功率器件耐压理论与新结构
期刊论文 34 会议论文 4 专利 5
SOI高压器件荷致高场理论与新结构
期刊论文 34 会议论文 6 专利 7
同项目期刊论文
A low on-resistance SOI LDMOS using a trench gate and a recessed drain
Low on-resistance triple RESURF SOI LDMOS with an Integration of a planar gate and trench gate
Double gate lateral IGBT on partial membrane
High voltage SOI LDMOS with a compound buried layer
带有HK介质条的超低阻超结DMOS
Universal trench design method for a high-voltage SOI trench LDMOS
Analytical models for the electric field distributions and breakdown voltage of Triple RESURF SOI LD
Conductivity modulation enhanced lateral IGBT with SiO_2 shielded layer anode by SIMOX technology on SOI substrate
Eliminating the floating-body effects in a novel CMOS-compatible thin-SOI LDMOS
Analytical model for high-voltage SOI device with composite-k dielectric buried layer
Complementary charge islands structure for a high voltage device of partial-SOI
Novel SOI double-gate MOSFET with a P-type buried layer
A novel partial silicon on insulator high voltage LDMOS with low-k dielectric buried layer
A new Short-Anoded IGBT with high emission efficiency
Low on-resistance SOI dual-trench-gate MOSFET
Partial SOI Power LDMOS With a Variable Low-k Dielectric Buried Layer and a Buried P Layer
Design of compound buried layer SOI high voltage device with double windows
Eliminating Back-Gate Bias Effects in a Novel SOI High-Voltage Device Structure
A new integrated SOI power device based on self-isolation technology
Numerical and Experimental Investigation on a Novel High-Voltage (> 600-V) SOI LDMOS in a Self-Is
A novel complementary N~+-charge island SOI high voltage device
A new SOI high voltage device based on E-SIMOX substrate
A new structure and its analytical model for the vertical interface electric field of a partial-SOI
A novel partial silicon on insulator high voltage LDMOS with low-k dielectric buried layer
Novel Low-k Dielectric Buried-Layer High-Voltage LDMOS on Partial SOI
Double gate lateral IGBT on partial membrane
Partial-SOI high voltage P-channel LDMOS with interface accumulation holes
Novel High-Voltage LDMOS Based on Self-adaptiveInterface Charge
A −188 V 7.2 Ω·mm2, P-channel high voltage device formed on an epitaxy-SIMOX subs
Ultra-low on-resistance high voltage (> 600 V) SOI MOSFET with a reduced cell pitch
Complementary Charge Islands Structure for High VoltageDevice of Partial-SOI
Ultra-low Specific On-Resistance High Voltage SOI Lateral MOSFET
Compound buried layer SOI high voltage device with a step buried oxide
Realization of High Voltage (> 700 V) in New SOI Devices With a Compound Buried Layer
A new high voltage SOI LDMOS with triple RESURF structure
A new double gate SOI LDMOS with a step doping profile in the drift region
A High-Voltage LDMOS Compatible With High-Voltage Integrated Circuits on p-Type SOI Layer
Field Enhancement for Dielectric Layer of High-Voltage Devices on Silicon on Insulator
非均匀厚度漂移区SOI高压器件及其优化设计
一种新的基于E-SIMOX衬底的PSOI高压器件
Conductivity modulation enhanced lateral IGBT with SiO_2 shielded layer anode by SIMOX technology on SOI substrate
Complementary charge islands structure for a high voltage device of partial-SOI
Novel SOI double-gate MOSFET with a P-type buried layer
A novel partial silicon on insulator high voltage LDMOS with low-k dielectric buried layer
A new structure and its analytical model for the vertical interface electric field of a partial-SOI high voltage device
期刊信息
  • 《半导体学报：英文版》
  • 中国科技核心期刊
  • 主管单位:中国科学院
  • 主办单位:中国电子学会 中国科学院半导体研究所
  • 主编：李树深
  • 地址：北京912信箱
  • 邮编：100083
  • 邮箱：cjs@semi.ac.cn
  • 电话：010-82304277
  • 国际标准刊号：ISSN：1674-4926
  • 国内统一刊号：ISSN：11-5781/TN
  • 邮发代号:2-184
  • 获奖情况:
  • 90年获中科院优秀期刊二等奖,92年获国家科委、中共中央宣传部和国家新闻出版署...,97年国家科委、中共中央中宣传部和国家新出版署三等奖,中国期刊方阵“双效”期刊
  • 国内外数据库收录:
  • 俄罗斯文摘杂志,美国化学文摘（网络版）,荷兰文摘与引文数据库,美国工程索引,美国剑桥科学文摘,英国科学文摘数据库,日本日本科学技术振兴机构数据库,中国中国科技核心期刊,中国北大核心期刊（2004版）,中国北大核心期刊（2008版）,英国英国皇家化学学会文摘,中国北大核心期刊（2000版）
  • 被引量:7754